View AN-1026_4907791.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 an1026 april, 1996 maximum power enhancement techniques for supersot tm -6 power mosfets alan li, brij mohan, steve sapp, izak bencuya, linh hong 1. introduction as packages become smaller, achieving efficient thermal performance for power applications re- quires that the designers employ new methods of meliorating the heat flow out of devices. thus the purpose of this paper is to aid the user in maximizing the power handling capability of the supersot tm -6 power mosfet offered by fairchild semiconductor. this effort allows the user to take full advantage of the exceptional performance features of fairchilds state-of-the-art power mosfet which offers very low on-resistance and improved junction-to-case (r q jc ) thermal resis- tance. ultimately the user may achieve improved component performance and higher circuit board packing density by using the thermal solution suggested below. in natural cooling, the method of improving power performance should be focused on the optimum design of copper mounting pads. the design should take into consideration the size of the copper and its placement on either or both of the board surfaces. a copper mounting pad is important because the drain leads of the power mosfet are mounted directly onto the pad. the pad acts as a heatsink to reduce thermal resistance and leads to improved power performance. figure 1. supersot tm -6 power mosfet achieves junction-to-case thermal resistance r q jc of 30 o c/w for single device and 60 o c/w for dual devices. 2. theory when a device operates in a system under the steady-state condition, the maximum power dissipation is determined by the maximum junction temperature rating, the ambient temperature, and the junction-to-ambient thermal resistance. p dmax = ( t jmax - t a ) / r q ja (2.1) the term junction refers to the point of thermal reference of the semiconductor. equation 2.1 can also be applied to the transient-state: p dmax (t) = [ t jmax - t a ] / r q ja (t) (2.2) rev b, august 1998 d d s d d g d1 s1 d2 g1 s2 g2
2 where p dmax (t) and r q ja (t) are time dependent. by using the transient thermal resistance curves shown in the data sheet, a transient temperature change can be calculated. the transient thermal behavior is a complicated subject because r q ja (t) increases non-linearly with time and the condi- tions of the power pulse. a more thorough treatment of transient power analysis is beyond the scope of this document and the reader can refer to [13] for details. nevertheless, fairchild provides a discrete spice thermal model (lit# 570240-002) for general thermal evaluation. user may find these models helpful in determining the dynamic power and temperature limits in the application. r q ja has two distinct elements, r q jc junction-to-case and r q ca case-to-ambient thermal resistance. r q ja = r q jc + r q ca (2.3) the case thermal reference of the supersot tm -6 power mosfet is defined as the point of con- tact between the drain leads of the package and the mounting surface. r q ca is influenced by many variables such as ambient temperature, board layout, and cooling method. due to the lack of an industry standard, the value of r q ca is not easily defined and can affect r q ja significantly. in addition, the case reference may be defined differently by various manu- facturers. under such conditions, it becomes difficult to define r q ca from the component manufac- turer standpoint. on the other hand, r q jc is independent of users conditions and can be accu- rately measured by the component manufacturer. therefore, in this paper an effort has been made to define a procedure which can be used to quantify the junction-to-ambient thermal resistance r q ja which is more useful to the circuit board designer. 3. result the scope of the investigation has been limited to the size of copper mounting pad and its relative surface placement on the board. in still air with no heatsink, the application of these heat dissipa- tion methods is the most cost effective thermal solution. a total of sixteen different combinations of 2 oz copper pad sizes and their placement were designed to study their influence on r q ja thermal resistance. the configurations of the board layout are shown in figure 2 and table 1. for single device, layouts 1 to 6 have the copper pad sizes from 0.003 to 0.4 square inches on the top side of the board (top side is defined as the component side of the board). layouts 7 to 11 have copper pad sizes from 0.03 to 0.4 square inches on the bottom side of the board. layouts 12 to 16 have copper pad sizes from 0.02 to 0.4 square inches divided equally on both sides of the board. for dual devices, layouts 1, 2, and 5 have copper sizes from 0.0015 to 0.125 square inches on the top side of the board. bottem view top view sot-6 thermal board figure 2. both sides of the 4.5x5 supersot tm -6 thermal board. complete scale drawings are shown in section 5.
3 table 1: thermal board configurations. note: *single device, **dual devices. r q ja was calculated from the relationship between power and the change of junction temperature. if readers are interested in the test conditions and method, they are encouraged to refer to appen- dix b for details. 0 0.1 0.2 0.3 0.4 60 80 100 120 140 160 180 200 2oz copper mount ing pad area (in ) 2 4.5"x5" fr-4 board t = 25 c s till air a o rja, juction-to-ambient thermal resistance ( c/w) o top cu* bottom cu* 1/2t op+1/2bottom cu* top cu** * single device * * dual devices figure 3. supersot tm -6 junction-to-ambient thermal resistance versus copper mounting pad area and its surface placement. plots in figure 3 show the relationship of r q ja versus the copper mounting pad area and its surface placement on the board. it is apparent that increasing copper mounting pad area considerably lowers r q ja from approximately 160 to 90 o c/w in the range from 0.003 to 0.4 square inches for single device. in addition, placing all the copper on the top side of the board further reduces r q ja by 10 to 15 o c/w when compared with the other two placements. by substituting the thermal resistance, ambient temperature, and the maximum junction tempera- ture rating into equation 2.1, the steady-state maximum power dissipation curves can be obtained and are shown in figure 4. a 10% increase in the power handling can be achieved by increasing the copper pad area on top of the board from 0.003 to 0.01 in 2 , layout 2. this thermal pad fits directly under the package, so that no additional board space is required. for maximum performance, it is recommended to put extra copper on the bottom of the board connected to the top pad by through-hole thermal vias. t u o y a l d a p g n i t n u o m r e p p o c z o 2 n i ( a e r a 2 ) n o t n e m e c a l p e v i t a l e r d r a o b 6 - 14 . 0 , 5 2 . 0 , 1 . 0 , 5 0 . 0 , 1 0 . 0 , 3 0 0 . 0p o t* 1 1 - 74 . 0 , 5 2 . 0 , 1 . 0 , 6 0 . 0 , 3 0 . 0m o t t o b* 6 1 - 2 14 . 0 , 5 2 . 0 , 1 . 0 , 6 0 . 0 , 2 0 . 0* m o t t o b 2 / 1 d n a p o t 2 / 1 , 1, 25 5 2 1 . 0 , 5 0 0 . 0 , 5 1 0 0 . 0* * p o t
4 0 0.1 0.2 0.3 0.4 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2oz copper mount ing pad area (in ) steady-state power dissipation (w) 2 4.5"x5" fr-4 board t = 25 c s till air a o r ecommended 0 .0 1 i n^2 pack age s i z ed cu t o achi eve 0 . 9 w top cu* bottom cu* 1/2t op+1/2bottom cu* top cu** * single device ** dual devices figure 4. maximum power dissipation curves for supersot tm -6. for single device, layout 2, 0.01 in2 2 oz copper mounting pad area is recommended to achieve approximately 0.9w. 4 . conclusion fairchild semiconductor has attempted to define the thermal performance of the supersot tm -6 power mosfet, from a systems point of view. it has been demonstrated that significant thermal improvement can be achieved in the maximum power dissipation through the proper design of copper mounting pads on the circuit board. the results can be summarized as follows: enlarged copper mounting pads, on either one or both sides of the board, are effective in reducing the case-to-ambient thermal resistance r q ca . placement of the copper pads on the top side of the board gives the best thermal perfor- mance. the most cost effective approach of designing layout 2 0.01 square inches copper pad directly under the package, without occupying additional board space, can increase the maximum power from approximately 0.8 to 0.9w for single device.
5 5. supersot tm -6 (sot-6) thermal board top view in actual scale
6 supersot tm -6 (sot-6) thermal board bottom view in actual scale supersot tm -6 (sot-6) thermal board bottom view in actual scale
7 appendix a heat flow theory applied to power mosfets when a power mosfet operates with an appreciable current, its junction temperature is el- evated. it is important to quantify its thermal limits in order to achieve acceptable performance and reliability. this limit is determined by summing the individual parts consisting of a series of temperature rises from the semiconductor junction to the operating environment. a one dimen- sional steady-state model of conduction heat transfer is demonstrated in figure 5. the heat gener- ated at the device junction flows through the die to the die attach pad, through the lead frame to the surrounding case material, to the printed circuit board, and eventually to the ambient environment. there are also secondary heat paths. one is from the package to the ambient air. the other is from the drain lead frame to the detached source and gate leads then to the printed circuit board. these secondary heat paths are assumed to be negligible contributors to the heat flow in this analysis. figure 5: cross-sectional view of a power mosfet mounted on a printed circuit board. note that the case temperature is measured at the point where the drain lead(s) contact with the mounting pad surface. the increase of junction temperature above the surrounding environment is directly proportional to dissipated power and the thermal resistance. the steady-state junction-to-ambient thermal resistance, r q ja , is defined as r q ja = ( t j - t a ) / p where t j is the average temperature of the device junction. the term junction refers to the point of thermal reference of the semiconductor device. t a is the average temperature of the ambient environment. p is the power applied to the device which changes the junction temperature. r q ja is a function of the junction-to-case r q jc and case-to-ambient r q ca thermal resistance r q ja = r q jc + r q ca r q ca (applications variable s ) mounting pad size , ma ter ial, sha pe & l oca tion p lac e ment of m ounting pa d pcb size & ma teria l amount of thermal via tra c es le n gth & wid th adjacent heat sources air flow rate and volume of air ambient temperature ......etc r q jc (component variables) l ea dfra me siz e & ma te ria l no. of conduct io n pins die si ze die attach ma te rial molding compound size & material boa rd r q jc r q ca t = 25 c a o lead frame di e molded packa g e drain m ountin g pad so ur ce, gate mountin g pa d (poor thermal path) r q ja = r q jc + r q ca t j- t a = p d * r q ja extende d copper plane vi a junction reference case reference for thermal couple in r q jc me asurement rev b, august 1998
8 where the case of a power mosfet is defined at the point of contact between the drain lead(s) and the mounting pad surface. r q jc can be controlled and measured by the component manufac- turer independent of the application and mounting method and is therefore the best means of comparing various suppliers component specifications for thermal performance. on the other hand, it is difficult to quantify r q ca due to heavy dependence on the application. before using the data sheet thermal data, the user should always be aware of the test conditions and justify the compat- ibility in the application. appendix b thermal measurement prior to any thermal measurement, a k factor must be determined. it is a linear factor related to the change of intrinsic diode voltage with respect to the change of junction temperature. from the slope of the curve shown in figure 6, k factor can be determined. it is approximately 2.2mv/ o c for most power mosfet devices. figure 6. k factors, slopes of a v sd vs temperature curves, of a typical power mosfet after the k factor calibration, the drain-source diode voltage of the device is measured prior to any heating. a pulse is then applied to the device and the drain-source diode voltage is measured 30us following the end of the power pulse. from the change of the drain-source diode voltage, the k factor, input power, and the reference temperature, the time dependent single pulsed junction-to- reference thermal resistance can be calculated. from the single pulse curve on figure 7, duty cycle curves can be determined. note: a curve set in which r q ja is specified indicates that the part was characterized using the ambient as the thermal reference. the board layout specified in the data sheet notes will help determine the applicability of the curve set. nds9956 v vs temperature 25 50 75 100 125 150 0.2 0.3 0.4 0.5 0.6 0.7 temperature (c) v (v) 5ma 2ma 1ma 10ma i = 20ma sd 1ma = 2.39 mv/c 2ma = 2.33 5ma = 2.25 10ma = 2.19 20ma = 2.13 v = 0v gs sd sd
9 0.0001 0.001 0.01 0.1 1 10 100 300 0.001 0.002 0.005 0.01 0.02 0.05 0.1 0.2 0.5 1 t , time (sec) transient thermal resistanc e r(t), no rmalized effec tive 1 single pulse d = 0.5 0.1 0.05 0.02 0.01 0.2 duty c yc le, d = t /t 1 2 r (t) = r(t) * r r = see note 1a, b, c q ja q ja q ja t - t = p * r (t) q ja a j p(pk) t 1 t 2 figure 7. normalized transient thermal resistance curves b.1 junction-to-ambient thermal resistance measurement equipment and setup: tesec dv240 thermal tester 1 cubic foot still air environment thermal test board with 16 layouts defined by the size of the copper mounting pad and their relative surface placement. for layouts with copper on the top and bottom planes, there are 0.02 inch copper plated vias (heat pipes) connecting the two planes. see figure 2 and table 1 on the thermal application note for board layout and description. the conductivity of the fr-4 pcb used is 0.29 w/m-c. the length is 5.00 inches 0.005; width 4.50 inches 0.005; and thickness 0.062 inches 0.005. 2oz copper clad pcb. the junction-to-ambient thermal measurement was conducted in accordance with the require- ments of mil-std-883 and mil-std-750 with the exception of using 2 oz copper and measuring diode current at 10ma. a test device is soldered on the thermal test board with minimum soldering. the copper mounting pad reaches the remote connection points through fine traces. jumpers are used to bridge to the edge card connector. the fine traces and jumpers do not contribute significant thermal dissipation but serve the purpose of electrical connections. using the intrinsic diode voltage measurement described above, the junction-to-ambient thermal resistance can be calculated. b.2 junction-to-case thermal resistance measurement equipment and setup: tesec dv240 thermal tester large aluminum heat sink type-k thermocouple with fluke 52 k/j thermometer the drain lead(s) is soldered on a 0.5 x 1.5 x 0.05 copper plate. the plate is mechanically clamped to a heat sink which is large enough to be considered ideal. thermal grease is applied in-between the two planes to provide good thermal contact. theoretically the case temperature should be held constant regardless of the conditions. thus a thermocouple is used and fixed at the point of contact between the drain lead(s) and the copper plate surface, to account for any heatsink temperature change. using the intrinsic diode voltage measurement described earlier, the junc- tion-to-case thermal resistance can be obtained. a plot of junction-to-case thermal resistance for
10 figure 8. junction-to-case thermal resistance r q jc of various surface mount power mosfet packages. various packages is shown in figure 8. note r q jc can vary with die size and the effect is more prominent as r q jc decreases. junction-to-case thermal resistance supersot-3 supersot-6 dual so-8 dual tssop supersot-6 single so-8 single supersot-8 single soic-16 tsop-ii sot-223 d-pak to-263 0 20 40 60 80 68 53.3 38.9 30 23.8 20.8 17.6 15 13.3 7.4 5 1 typical r jc ( c/w) * ** * dual leadframes ** triple leadframes rjcall.pre 10/4/95 * o q
11 references [1] k. azar, s.s. pan, j. parry, h. rosten, effect of circuit board parameters on thermal performance of electronic components in natural convection cooling, ieee 10th annual semi-therm conference, feb. 1994. [2] a. bar-cohen, & a.d. krauss, advances in thermal modeling of electronic components & systems, vol 1, hemisphere publishing, washington, d.c., 1988. [3] r.t. bilson, m.r. hepher, j.p. mccarthy, the impact of surface mounted chip carrier packaging on thermal management in hybrid microcircuit, thermal management concepts in microelectronics packaging, interfairchild society for hybrid microelectronics, 1984. [4] r.a. brewster, r.a. sherif, thermal analysis of a substrate with power dissipation in the vias, ieee 8th annual semi-therm conf., austin, tx , feb. 1992. [5] d. edwards, thermal enhancement of ic packages, ieee 10th annual semi-therm conf., san jose, ca, feb. 1994. [6] s.s. furkay, convective heat transfer in electronic equipment: an overview, thermal management concepts, 1984. [7] c. harper, electronic packaging & interconnection handbook, mcgraw-hill, ny, 1991, ch. 2. [8] y.m. kasem, r.k. williams, thermal design principles and characterization of miniaturized surface-mount pack- ages for power electronics, ieee 10th annual semi-therm conf., san jose, ca, feb. 1994. [9] v. manno, n.r. kurita, k. azar, experimental characterization of board conduction effect, ieee 9th annual semi- therm conf., 1993. [10] j.w. sofia, analysis of thermal transient data with synthesized dynamic models for semiconductor devices, ieee 10th annual semi-therm conf., san jose, ca, feb. 1994. [11]g.r. wagner, circuit board material/construction and its effect on thermal management, thermal management concepts, 1984. [12] m. wills, thermal analysis of air-cooled cbs, electron prod., pp. 11-18, may 1983. [13] motorola application note an-569.
trademarks acex? coolfet? crossvo l t? e 2 cmos tm f act? f act quiet series? f ast ? f as t r? g t o? hisec? the following are registered and unregistered trademarks fairchild semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. life support policy f airchilds products are not authorized for use as critical components in life suppo r t devices or systems without the express written appro v al of f airchild semiconduc t or corpor a tion. as used herein: isoplanar? microwire? pop? power t rench? qs? quiet series? supersot?-3 supersot?-6 supersot?-8 t inylogic? 1. life support devices or systems are devices or systems which, (a) are intended for surgical implant into the bod y , or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the use r . 2. a critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to a f fect its safety or e f fectiveness. product s t a tus definitions definition of t erms datasheet identification product status definition advance information preliminary no identification needed obsolete this datasheet contains the design specifications for product development. specifications may change in any manner without notice. this datasheet contains preliminary data, and supplementary data will be published at a later date. fairchild semiconductor reserves the right to make changes at any time without notice in order to improve design. this datasheet contains final specifications. fairchild semiconductor reserves the right to make changes at any time without notice in order to improve design. this datasheet contains specifications on a product that has been discontinued by fairchild semiconducto r . the datasheet is printed for reference information onl y . formative or in design first production full production not in production disclaimer fairchild semiconductor reserves the right to make changes without further notice t o any products herein to improve reliabilit y , function or design. fairchild does not assume any liability arising out of the applic a tion or use of any product or circuit described herein; neither does it convey any license under its pa tent rights, nor the rights of others.

▲Up To Search▲

Price & Availability of AN-1026

	To Download AN-1026 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .